]> granicus.if.org Git - llvm/commit
projects / llvm / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2c4dec4) | patch
AMDGPU/GlobalISel: Allow selection of scalar min/max
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Sat, 21 Sep 2019 02:37:33 +0000 (02:37 +0000)
committerMatt Arsenault <Matthew.Arsenault@amd.com>
Sat, 21 Sep 2019 02:37:33 +0000 (02:37 +0000)
commitf9dc386cbe0b863ae77f8597b336d4672579e54e
treec0c5d2370eb24040e81326d202eac4389bb33353tree | snapshot
parent2c4dec4a0d9fea66eb2d61dfb7fb4aba745a91a5commit | diff
AMDGPU/GlobalISel: Allow selection of scalar min/max

I believe all of the uniform/divergent pattern predicates are
redundant and can be removed. The uniformity bit already influences
the register class, and nothhing has broken when I've removed this and
others.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@372450 91177308-0d34-0410-b5e6-96231b3b80d8
lib/Target/AMDGPU/SOPInstructions.td diff | blob | history
test/CodeGen/AMDGPU/GlobalISel/inst-select-smax.mir diff | blob | history
test/CodeGen/AMDGPU/GlobalISel/inst-select-smin.mir diff | blob | history
test/CodeGen/AMDGPU/GlobalISel/inst-select-umax.mir diff | blob | history
test/CodeGen/AMDGPU/GlobalISel/inst-select-umin.mir diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.