]> granicus.if.org Git - llvm/commit
projects / llvm / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c39d5e6) | patch
Add some testcases for bitfields with illegal widths.
authorEli Friedman <efriedma@codeaurora.org>
Fri, 24 Feb 2017 03:04:11 +0000 (03:04 +0000)
committerEli Friedman <efriedma@codeaurora.org>
Fri, 24 Feb 2017 03:04:11 +0000 (03:04 +0000)
commitf884f5ab950df4263b43b43d151381894db9cc4b
treef6fc83d661fe7de19313fc2e9a5261422a3301b2tree | snapshot
parentc39d5e685a41a98d6feea3ffb706d14f6b8c1b65commit | diff
Add some testcases for bitfields with illegal widths.

clang will generate IR like this for input using packed bitfields;
very simple semantically, but it's a bit tricky to actually
generate good code.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@296080 91177308-0d34-0410-b5e6-96231b3b80d8
test/CodeGen/ARM/illegal-bitfield-loadstore.ll [new file with mode: 0644] blob
test/CodeGen/X86/illegal-bitfield-loadstore.ll [new file with mode: 0644] blob
utils/update_llc_test_checks.py diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.