]> granicus.if.org Git - llvm/commit
projects / llvm / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c59023c) | patch
[X86] Remove MOVDI2SSrm/MOV64toSDrm/MOVSS2DImr/MOVSDto64mr CodeGenOnly instructions.
authorCraig Topper <craig.topper@intel.com>
Tue, 18 Jun 2019 03:23:15 +0000 (03:23 +0000)
committerCraig Topper <craig.topper@intel.com>
Tue, 18 Jun 2019 03:23:15 +0000 (03:23 +0000)
commitf76266ec02c978a36023f6e9363da36e338fae30
treeaf44e03340d0ca3aa6135fd3aee45753ddc776f0tree | snapshot
parentc59023cdb5bb3780bb5076c3687c66b3388a8be6commit | diff
[X86] Remove MOVDI2SSrm/MOV64toSDrm/MOVSS2DImr/MOVSDto64mr CodeGenOnly instructions.

The isel patterns for these use a bitcast and load/store, but
DAG combine should have canonicalized those away.

For the purposes of the memory folding table these opcodes can be
replaced by the MOVSSrm_alt/MOVSDrm_alt and MOVSSmr/MOVSDmr opcodes.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@363644 91177308-0d34-0410-b5e6-96231b3b80d8
lib/Target/X86/X86InstrAVX512.td diff | blob | history
lib/Target/X86/X86InstrFoldTables.cpp diff | blob | history
lib/Target/X86/X86InstrSSE.td diff | blob | history
test/CodeGen/X86/evex-to-vex-compress.mir diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.