]> granicus.if.org Git - llvm/commit
projects / llvm / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9144259) | patch
AMDGPU/GlobalISel: RegBankSelect for DS ordered add/swap
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Mon, 1 Jul 2019 17:04:57 +0000 (17:04 +0000)
committerMatt Arsenault <Matthew.Arsenault@amd.com>
Mon, 1 Jul 2019 17:04:57 +0000 (17:04 +0000)
commitf3b2d689fe32c5082d48d74d309656891fcfda62
tree776d6c7b53874a07cf9f5133985d3bfa45e87272tree | snapshot
parent914425994ea7a896ac980a11f24f741dfd48e45bcommit | diff
AMDGPU/GlobalISel: RegBankSelect for DS ordered add/swap

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@364811 91177308-0d34-0410-b5e6-96231b3b80d8
include/llvm/IR/IntrinsicsAMDGPU.td diff | blob | history
lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp diff | blob | history
test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.ordered.add.mir [new file with mode: 0644] blob
test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.ordered.swap.mir [new file with mode: 0644] blob
Unnamed repository; edit this file 'description' to name the repository.