]> granicus.if.org Git - llvm/commit
projects / llvm / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3034c71) | patch
[x86] enable machine combiner reassociations for 128-bit vector logical integer insts...
authorSanjay Patel <spatel@rotateright.com>
Sat, 12 Sep 2015 19:47:50 +0000 (19:47 +0000)
committerSanjay Patel <spatel@rotateright.com>
Sat, 12 Sep 2015 19:47:50 +0000 (19:47 +0000)
commitd8fd22b7ecbedbd9a11031110f76b81cf831c727
treebbf7e9a2b900cf260224e3a755f08ac9f151a4ddtree | snapshot
parent3034c714095b85e50766e1e39d732516f9e399abcommit | diff
[x86] enable machine combiner reassociations for 128-bit vector logical integer insts (2nd try)

The changes in:
test/CodeGen/X86/machine-cp.ll
are just due to scheduling differences after some logic instructions were reassociated.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@247516 91177308-0d34-0410-b5e6-96231b3b80d8
lib/Target/X86/X86InstrInfo.cpp diff | blob | history
test/CodeGen/X86/machine-combiner-int-vec.ll [new file with mode: 0644] blob
test/CodeGen/X86/machine-cp.ll diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.