]> granicus.if.org Git - llvm/commit
projects / llvm / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 714e2a9) | patch
[X86Disassembler] Unify the EVEX and VEX code in emitContextTable. Merge the ATTR_VEX...
authorCraig Topper <craig.topper@intel.com>
Thu, 13 Jun 2019 22:15:25 +0000 (22:15 +0000)
committerCraig Topper <craig.topper@intel.com>
Thu, 13 Jun 2019 22:15:25 +0000 (22:15 +0000)
commitb854e64f61b1dfe12164495a3c6b7960cc536b25
tree287b0d4aa6a9d7af052faa724799056b5c77a0c1tree | snapshot
parent714e2a9c2b36ad9cf7a44cb601d94570525881f4commit | diff
[X86Disassembler] Unify the EVEX and VEX code in emitContextTable. Merge the ATTR_VEXL/ATTR_EVEXL bits. NFCI

Merging the two bits shrinks the context table from 16384 bytes to 8192 bytes.

Remove the ATTRIBUTE_BITS macro and just create an enum directly. Then fix the ATTR_max define to be 8192 to reflect the table size so we stop hardcoding it separately.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@363330 91177308-0d34-0410-b5e6-96231b3b80d8
include/llvm/Support/X86DisassemblerDecoderCommon.h diff | blob | history
lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp diff | blob | history
utils/TableGen/X86DisassemblerTables.cpp diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.