]> granicus.if.org Git - llvm/commit
projects / llvm / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 26132ea) | patch
[RISCV] Add support for disassembly
authorAlex Bradbury <asb@lowrisc.org>
Sun, 17 Sep 2017 14:36:28 +0000 (14:36 +0000)
committerAlex Bradbury <asb@lowrisc.org>
Sun, 17 Sep 2017 14:36:28 +0000 (14:36 +0000)
commita1c2bb91ad63986c7bfb3fa2b051cb21c05cb9b3
tree23dd3a17790223a14e2b06500c6063ce4cfc73b3tree | snapshot
parent26132ea8ed7c58d447b7b7f25be7e9eea6de967dcommit | diff
[RISCV] Add support for disassembly

This Disassembly support allows for 'round-trip' testing, and rv32i-valid.s
has been updated appropriately.

Differential Revision: https://reviews.llvm.org/D23567

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@313486 91177308-0d34-0410-b5e6-96231b3b80d8
lib/Target/RISCV/CMakeLists.txt diff | blob | history
lib/Target/RISCV/Disassembler/CMakeLists.txt [new file with mode: 0644] blob
lib/Target/RISCV/Disassembler/LLVMBuild.txt [new file with mode: 0644] blob
lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp [new file with mode: 0644] blob
lib/Target/RISCV/LLVMBuild.txt diff | blob | history
lib/Target/RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp diff | blob | history
lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp diff | blob | history
lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.h diff | blob | history
lib/Target/RISCV/RISCVInstrFormats.td diff | blob | history
lib/Target/RISCV/RISCVInstrInfo.td diff | blob | history
test/MC/RISCV/rv32i-valid.s diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.