]> granicus.if.org Git - llvm/commit
projects / llvm / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c5826b9) | patch
CodeGen: Refactor regallocator command line and target selection
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Tue, 19 Mar 2019 19:33:12 +0000 (19:33 +0000)
committerMatt Arsenault <Matthew.Arsenault@amd.com>
Tue, 19 Mar 2019 19:33:12 +0000 (19:33 +0000)
commit951c9d9b26149ead91edd5689245ffe198a760d1
tree7b6c208d653687a07c43916aadb175ce30e62944tree | snapshot
parentc5826b9f48c8e55f21fda97e3511fb5aa6379020commit | diff
CodeGen: Refactor regallocator command line and target selection

This will allow targets more flexibility to replace the
register allocator core passes. In a future commit,
AMDGPU will run the core register assignment passes
twice, and will also want to disallow using the
standard -regalloc option.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@356506 91177308-0d34-0410-b5e6-96231b3b80d8
include/llvm/CodeGen/TargetPassConfig.h diff | blob | history
lib/CodeGen/TargetPassConfig.cpp diff | blob | history
lib/Target/AMDGPU/AMDGPUTargetMachine.cpp diff | blob | history
lib/Target/NVPTX/NVPTXTargetMachine.cpp diff | blob | history
lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.