]> granicus.if.org Git - llvm/commit
projects / llvm / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 465af92) | patch
[ARM|CodeGen] Improve the code in FastISel
authorJaved Absar <javed.absar@arm.com>
Tue, 18 Jul 2017 10:19:48 +0000 (10:19 +0000)
committerJaved Absar <javed.absar@arm.com>
Tue, 18 Jul 2017 10:19:48 +0000 (10:19 +0000)
commit937f85f25c67b5210104795463f73ad4546e7a7d
tree34e54260a25da2e64201e01d42558259b861a7c2tree | snapshot
parent465af92acd90ba606fad38c3d78b8b988f1ad52ccommit | diff
[ARM|CodeGen] Improve the code in FastISel

Cleaned up the code in FastISel a bit.
Had to add make_range to MCInstrDesc as that was needed and seems missing.

Reviewed by: @t.p.northover
Differential Revision: https://reviews.llvm.org/D35494

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@308291 91177308-0d34-0410-b5e6-96231b3b80d8
include/llvm/MC/MCInstrDesc.h diff | blob | history
lib/Target/ARM/ARMFastISel.cpp diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.