]> granicus.if.org Git - llvm/commit
projects / llvm / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: eaec8b3) | patch
[X86] RegCall - Handling v64i1 in 32/64 bit target
authorOren Ben Simhon <oren.ben.simhon@intel.com>
Thu, 17 Nov 2016 09:59:40 +0000 (09:59 +0000)
committerOren Ben Simhon <oren.ben.simhon@intel.com>
Thu, 17 Nov 2016 09:59:40 +0000 (09:59 +0000)
commit92dbb1780d1d9ce36230122adea72b08424764c4
tree70c637f6a2b36c4ad728d1f00022ccfd6c1830b9tree | snapshot
parenteaec8b3b2aeac6d0fc0b909f519f6320a92f8267commit | diff
[X86] RegCall - Handling v64i1 in 32/64 bit target

Register Calling Convention defines a new behavior for v64i1 types.
This type should be saved in GPR.
However for 32 bit machine we need to split the value into 2 GPRs (because each is 32 bit).

Differential Revision: https://reviews.llvm.org/D26181

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@287217 91177308-0d34-0410-b5e6-96231b3b80d8
lib/Target/X86/CMakeLists.txt diff | blob | history
lib/Target/X86/X86CallingConv.cpp [new file with mode: 0644] blob
lib/Target/X86/X86CallingConv.h diff | blob | history
lib/Target/X86/X86CallingConv.td diff | blob | history
lib/Target/X86/X86ISelLowering.cpp diff | blob | history
test/CodeGen/X86/avx512-regcall-Mask.ll [new file with mode: 0644] blob
Unnamed repository; edit this file 'description' to name the repository.